neil/Flipper
1
0
Fork 0
mirror of https://github.com/UberGuidoZ/Flipper.git synced 2024-12-22 06:20:12 +00:00
Code Issues Packages Projects Releases Wiki Activity

Updated for readability

Browse Source
This commit is contained in:
UberGuidoZ 2023-07-20 23:03:29 -07:00 committed by GitHub
parent 15175923d1
commit ee138ac741
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 11 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
Sub-GHz/ReadMe.md
View File

@ -33,16 +33,17 @@ Please understand what you're doing if trying to break out of official frequenci
Here's what the [manufacturer of the chip (CC1101) says](https://e2e.ti.com/support/wireless-connectivity/sub-1-ghz-group/sub-1-ghz/f/sub-1-ghz-forum/1120743/cc1101-operation-outside-datasheet-frequencies/4154832) about going outside the limits: Here's what the [manufacturer of the chip (CC1101) says](https://e2e.ti.com/support/wireless-connectivity/sub-1-ghz-group/sub-1-ghz/f/sub-1-ghz-forum/1120743/cc1101-operation-outside-datasheet-frequencies/4154832) about going outside the limits:
``` ```
The frequency range of the chip is always tested in the verification tests and there is always some design margin included before The frequency range of the chip is always tested in the verification tests and there is always some design margin
the VCO and/or PLL has problems operating for a specified frequency range. Working outside the frequency range can cause issues included before the VCO and/or PLL has problems operating for a specified frequency range. Working outside the
with the VCO and/or PLL and/or divider not operating correctly. If the VCO is operating outside it's standard frequency range, frequency range can cause issues with the VCO and/or PLL and/or divider not operating correctly. If the VCO is
there are risks of unwanted emissions and no oscillation. The PLL can also fail to lock if operating outside it's standard operating outside it's standard frequency range, there are risks of unwanted emissions and no oscillation. The PLL
frequency range and will still apply power to the antenna. can also fail to lock if operating outside it's standard frequency range and will still apply power to the antenna.
Risks with antenna mismatch are increased harmonics, reduced output power and increased current consumption. Generally, the antenna Risks with antenna mismatch are increased harmonics, reduced output power and increased current consumption.
mismatch can be large and the output stage will not be damaged when presented with a large mismatch for short periods of time. Generally, the antenna mismatch can be large and the output stage will not be damaged when presented with a large
However, if the antenna mismatch is very poor for long periods of time, then this can effect the longevity of the chip especially mismatch for short periods of time. However, if the antenna mismatch is very poor for long periods of time, then
if further stressed with maximum voltage and maximum temperature. Recommend keeping VSWR better than 5:1 for worst case scenarios. this can effect the longevity of the chip especially if further stressed with maximum voltage and maximum temperature.
Recommend keeping VSWR better than 5:1 for worst case scenarios.
``` ```
You'll need to edit some code and recompile if you want to break outside of the officially supported frequencies. [Proceed with caution.](https://github.com/UberGuidoZ/Flipper/blob/main/Sub-GHz/Restaurant_Pagers/SubGHz_changes.md) You'll need to edit some code and recompile if you want to break outside of the officially supported frequencies. [Proceed with caution.](https://github.com/UberGuidoZ/Flipper/blob/main/Sub-GHz/Restaurant_Pagers/SubGHz_changes.md)